Voltage-Driven Building Block for Hardware Belief Networks

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Voltage-driven Building Block for Hardware Belief Networks

Probabilistic spin logic (PSL) based on networks of binary stochastic neurons (or p-bits) has been shown to provide a viable framework for many functionalities including Ising computing, Bayesian inference, invertible Boolean logic and image recognition. This paper presents a hardware building block for the PSL architecture, consisting of an embedded MTJ and a capacitive voltage adder of the ty...

متن کامل

A building block for hardware belief networks

Belief networks represent a powerful approach to problems involving probabilistic inference, but much of the work in this area is software based utilizing standard deterministic hardware based on the transistor which provides the gain and directionality needed to interconnect billions of them into useful networks. This paper proposes a transistor like device that could provide an analogous buil...

متن کامل

Bayesian Memory, a Possible Hardware Building Block for Intelligent Systems

One of the problems with traditional AI and ANNs was that they did not scale well. But recently, the computational neuroscience community has started providing scalable algorithms (often loosely based on cortical models) that can be applied to large intelligent computing problems. These new algorithms, when combined with hybrid nanoelectronics, have the potential for “comparably scalable neurom...

متن کامل

Scalable RSA Processor in Reconfigurable Hardware - a SoC Building Block

The paper introduces a scalable programmable RSA cryptographic processor implemented as IP core in Field Programmable Devices (FPD). The processor is built on three main blocks – an embedded standard microcontroller, a scalable Montgomery Multiplication unit and simple vector adder unit. All blocks are implemented in VHDL as parameterized modules. The IP core is developed as a System on a Chip ...

متن کامل

Hardware/Software Co-Design Using Bayesian Belief Networks

HW/SW techniques make it possible for the system designers to validate their design, assign modules to be implemented in either hardware or software in the early stages of the system design life cycle. In addition, those techniques provide powerful mechanism for continuous system validation until the final product is done. Partitioning the system into either hardware or software, in the system ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Design & Test

سال: 2019

ISSN: 2168-2356,2168-2364

DOI: 10.1109/mdat.2019.2897964